Show HN: Write, simulate and synthesize VHDL/Verilog in the browser

• Posted 6 days ago by wozniakpawel
• 17 points